Decoder
In advanced hardware, a paired decoder is a combinational rationale circuit that changes over twofold data from the n coded contributions to a limit of 2n one of a kind yields. They are utilized in a wide assortment of uses, including information multiplexing and information demultiplexing, seven fragment showcases, and memory address disentangling.
There are a few sorts of parallel decoders, yet in all cases a decoder is an electronic circuit with different information and numerous yield signals, which changes over each remarkable mix of information states to a particular mix of yield states. Notwithstanding whole number information inputs, a few decoders additionally have at least one "empower" inputs. At the point when the empower input is nullified (impaired), all decoder yields are compelled to their latent states.
Contingent upon its capacity, a paired decoder will change over twofold data from n input sign to the same number of as 2n remarkable yield signals. A few decoders have under 2n yield lines; in such cases, in any event one yield example might be rehashed for various info esteems.
A twofold decoder is normally executed as either an independent coordinated circuit (IC) or as a component of an increasingly mind boggling IC. In the last case the decoder might be combined by methods for an equipment portrayal language, for example, VHDL or Verilog. Broadly utilized decoders are frequently accessible as institutionalized ICs.
Substance
1 Types of decoders
1.1 1-of-n decoder
1.2 Code interpreter
2 See too
Sorts of decoders
1-of-n decoder
A 2-to-4 line decoder
A 1-of-n parallel decoder has n yield bits. This sort of decoder attests precisely one of its n yield bits, or none of them, for each whole number information esteem. The "address" (bit number) of the actuated yield is determined by the whole number information esteem. For instance, yield bit number 0 is chosen when the whole number worth 0 is applied to the data sources.
Instances of this sort of decoder include:
A 3-to-8 line decoder initiates one of eight yield bits for each info esteem from 0 to 7 — the scope of number qualities that can be communicated in three bits. Correspondingly, a 4-to-16 line decoder enacts one of 16 yields for every 4-piece contribution to the number range [0,15].
A BCD to decimal decoder has ten yield bits. It acknowledges an info esteem comprising of a paired coded decimal number worth and enacts one explicit, exceptional yield for each information esteem in the range [0,9]. All yields are held inert when a non-decimal worth is applied to the data sources.
A demultiplexer is a 1-of-n twofold decoder that is utilized to highway an information bit to one of its n yields while every single other yield stay latent.
Code interpreter
Code interpreters contrast from 1-of-n decoders in that different yield bits might be dynamic simultaneously. A case of this is a seven-section decoder, which changes over a whole number into the blend of portion control signals expected to show the number's an incentive on a seven-fragment show digit.
One variation of seven-portion decoder is the BCD to seven-fragment decoder, which deciphers a parallel coded decimal incentive into the relating section control signals for input whole number qualities 0 to 9. This decoder work is accessible in standard ICs, for example, the CMOS 4511.
0 Comments